Network-on-Chip Assembler Language

نویسندگان

  • Zhonghai Lu
  • Axel Jantsch
چکیده

Network-on-chip (NoC) is deemed to be a paradigm to tackle design challenges in the billion transistor era. A NoC provides a reusable platform for integrating heterogeneous resources. This report discusses application design on NoC. We propose Network-on-Chip Assembler Language (NoC-AL) that serves an interface between NoC implementations and applications, very similar to the instruction set of a traditional CPU. A central part of NoC-AL is communication primitives. Every instance of a NoC must come with a NoC assembler, which translates NoC-AL programs into a set of NoC configuration files which are in turn handled by standard tools for hardware and software design. In this report, we motivate our NoC application design approach, and discuss NoC communications, in particular, channel communication. Moreover we define two sets of basic communication primitives for the two interprocess communication styles, message passing and shared memory. Furthermore, we discuss language binding and layers for implementing the NoC communication primitives.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Pii: S0893-6080(98)00122-1

A synthesis system based on a circuit simulator and a silicon assembler for analog neural networks to be implemented in MOS technology is presented. The system approximates on-chip training of the neural network under consideration and provides the best starting point for ‘chip-in-the-loop training’. Behaviour of the analog neural network circuitry is modeled according to its SPICE simulations ...

متن کامل

Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)

Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...

متن کامل

A Survey: System-on-a-Chip Design and Verification

In this technical report, we survey the state-of-the-art of the design and verification techniques and methodologies the System on-a-Chip (SoC). The advancement in the hardware area made it possible the integration of a complete yet complex system on a single chip. Over 10 million gates, integrated together and running a real time optimized software red crossed classical design techniques. Trad...

متن کامل

Assembler Encoding Versus Connectivity Matrix Encoding in the Inverted Pendulum Problem with a Hidden State

Assembler Encoding is the Artificial Neural Network encoding method. To date, Assembler Encoding has been tested in the optimization problem and in the so-called predator-prey problem. The paper reports experiments in a next test problem, i.e. in the inverted pendulum problem. To compare Assembler Encoding with other Artificial Neural Network encoding methods in the experiments, two direct enco...

متن کامل

Design of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip

Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003